<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Quantum Lightspeed Packet Flow in General Topics</title>
    <link>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140722#M24936</link>
    <description>&lt;P&gt;Documentation is in works, we will provide info later on. Also, a couple of TechTalks are planned for the latests performance features. Till then, please be patient.&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Mon, 07 Feb 2022 07:59:12 GMT</pubDate>
    <dc:creator>_Val_</dc:creator>
    <dc:date>2022-02-07T07:59:12Z</dc:date>
    <item>
      <title>Quantum Lightspeed Packet Flow</title>
      <link>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140629#M24916</link>
      <description>&lt;P&gt;The new Quantum Lightspeed firewalls are much better in performance because they use NVIDIA ASIC's.&lt;BR /&gt;&lt;BR /&gt;Now the question is, how is the packet flow through the&amp;nbsp;&lt;SPAN class="mc-variable Vars_HW.tp_lightspeed_card variable"&gt;NVIDIA&lt;/SPAN&gt; interface vs. firewall? &lt;BR /&gt;Is SecuerXL already a part of the NVIDIA ASIC's and if so, how does it work technically?&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN class="mc-variable Vars_Other.tp_sgate variable"&gt;Security Gateway&lt;/SPAN&gt; does &lt;STRONG&gt;not&lt;/STRONG&gt; support these features when you install a &lt;SPAN class="mc-variable Vars_HW.tp_lightspeed_card variable"&gt;NVIDIA 2-port 100G Card&lt;/SPAN&gt;:&lt;/P&gt;
&lt;P&gt;- &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_cxl variable"&gt;ClusterXL&lt;/SPAN&gt; in the &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_ls variable"&gt;Load Sharing&lt;/SPAN&gt; mode or &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_aa variable"&gt;Active-Active&lt;/SPAN&gt; mode.&lt;BR /&gt;- &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_vsx variable"&gt;VSX&lt;/SPAN&gt; mode&lt;BR /&gt;- &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_sxl variable"&gt;SecureXL&lt;/SPAN&gt; Drop Templates (see &lt;A href="https://supportcenter.checkpoint.com/supportcenter/portal?eventSubmit_doGoviewsolutiondetails=&amp;amp;solutionid=sk153832" target="_blank" rel="noopener"&gt;sk153832&lt;/A&gt;).&lt;BR /&gt;- VRRP Cluster.&lt;BR /&gt;- Rate Limiting rules for DoS Mitigation configured with the commands 'fwaccel dos deny' and 'fwaccel dos allow' (see &lt;A href="https://supportcenter.checkpoint.com/supportcenter/portal?eventSubmit_doGoviewsolutiondetails=&amp;amp;solutionid=sk112454" target="_blank" rel="noopener"&gt;sk112454&lt;/A&gt;).&lt;BR /&gt;&lt;BR /&gt;These restrictions indicate that the packet flow during acceleration is no longer forwarded to the firewall software (SecureXL or CoreXL) in the case of optimisation but passes directly through the ASIC. &lt;BR /&gt;&lt;BR /&gt;Are there detailed descriptions of the packet flow here?&lt;BR /&gt;How is the support for Multi Queueing?&lt;BR /&gt;How does the packet flow work ASIC vs. SND?&lt;BR /&gt;&lt;BR /&gt;Nothing is described in the Quantum Lightspeed manuals:&lt;BR /&gt;&lt;A href="https://sc1.checkpoint.com/documents/Appliances/NVIDIA_ConnectX_QSFP28_100G_AdminGuide/Content/Topics-NVIDIA-100G-Card-AG/Known-Limitations.htm?tocpath=_____10" target="_self"&gt;NVIDIA 2-port 100G QSFP28 ConnectX Dual-Width Network Card Administration Guide&lt;/A&gt;&amp;nbsp;&lt;BR /&gt;&lt;A title="Check Point LightSpeed Appliances - Check Point LightSpeed Appliances" href="https://supportcenter.checkpoint.com/supportcenter/portal?eventSubmit_doGoviewsolutiondetails=&amp;amp;solutionid=sk176466&amp;amp;partition=Basic&amp;amp;product=Quantum" target="_self"&gt;sk176466 - Check Point LightSpeed Appliances &lt;/A&gt;&amp;nbsp;&lt;BR /&gt;&lt;A href="https://sc1.checkpoint.com/documents/Appliances/GSG_LightSpeed/EN/Default.htm" target="_blank" rel="noopener"&gt;Check Point LightSpeed Appliances Getting Started Guide&lt;/A&gt;&lt;BR /&gt;&lt;A href="http://downloads.checkpoint.com/dc/download.htm?ID=120486" target="_blank" rel="noopener"&gt;Check Point LightSpeed Appliances Quick Start Guide&lt;/A&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
      <pubDate>Sat, 05 Feb 2022 10:55:03 GMT</pubDate>
      <guid>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140629#M24916</guid>
      <dc:creator>HeikoAnkenbrand</dc:creator>
      <dc:date>2022-02-05T10:55:03Z</dc:date>
    </item>
    <item>
      <title>Re: Quantum Lightspeed Packet Flow</title>
      <link>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140689#M24921</link>
      <description>&lt;P&gt;Yes I'd like to see those answers as well Heiko, and also what processing paths can be completely handled by the NVidia ASICs?&amp;nbsp; The SXL/Accelerated path is probably a given, but what about the Medium Path (PXL)?&amp;nbsp; Active Streaming Path (CPAS)?&lt;/P&gt;</description>
      <pubDate>Sun, 06 Feb 2022 14:33:22 GMT</pubDate>
      <guid>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140689#M24921</guid>
      <dc:creator>Timothy_Hall</dc:creator>
      <dc:date>2022-02-06T14:33:22Z</dc:date>
    </item>
    <item>
      <title>Re: Quantum Lightspeed Packet Flow</title>
      <link>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140697#M24924</link>
      <description>&lt;P&gt;If I have understood correctly, the optimisation only works via the NVidia ASICs if the interface is used on the same network carrier card. Thus, only two interfaces can be used for ASIC acceleration. Traffic over several carrier cards should work as usual.&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;
&lt;P&gt;There are still some unanswered questions here!&lt;/P&gt;</description>
      <pubDate>Sun, 06 Feb 2022 18:39:04 GMT</pubDate>
      <guid>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140697#M24924</guid>
      <dc:creator>HeikoAnkenbrand</dc:creator>
      <dc:date>2022-02-06T18:39:04Z</dc:date>
    </item>
    <item>
      <title>Re: Quantum Lightspeed Packet Flow</title>
      <link>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140701#M24927</link>
      <description>&lt;P&gt;Would I be right is saying only firewall blade is supported...currently?&lt;/P&gt;
&lt;P&gt;The one thing that needs to be in ASIC is https inspection.&lt;/P&gt;</description>
      <pubDate>Sun, 06 Feb 2022 19:56:43 GMT</pubDate>
      <guid>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140701#M24927</guid>
      <dc:creator>genisis__</dc:creator>
      <dc:date>2022-02-06T19:56:43Z</dc:date>
    </item>
    <item>
      <title>Re: Quantum Lightspeed Packet Flow</title>
      <link>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140708#M24931</link>
      <description>&lt;P&gt;&lt;SPAN class="mc-variable Vars_HW.tp_lightspeed_cards variable"&gt;Correct, today the NVIDIA 2-port 100G Cards&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;support only the&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN class="mc-variable Vars_Other.tp_fwcap variable"&gt;Firewall&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN class="mc-variable Vars_BladesFeatures.tp_sblade variable"&gt;Software Blade&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;on the&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN class="mc-variable Vars_Other.tp_sgate variable"&gt;Security Gateway&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;/&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN class="mc-variable Vars_BladesFeatures.tp_clmbs variable"&gt;Cluster Members per the first link shared by Heiko&lt;/SPAN&gt;.&lt;/P&gt;
&lt;P&gt;Encryption functions/scenarios are certainly a use case that we're looking at for the next phase.&lt;/P&gt;</description>
      <pubDate>Mon, 07 Feb 2022 08:47:39 GMT</pubDate>
      <guid>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140708#M24931</guid>
      <dc:creator>Chris_Atkinson</dc:creator>
      <dc:date>2022-02-07T08:47:39Z</dc:date>
    </item>
    <item>
      <title>Re: Quantum Lightspeed Packet Flow</title>
      <link>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140717#M24934</link>
      <description>&lt;P&gt;This limits the use somewhat. If we also consider that the following do not work.&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN class="mc-variable Vars_Other.tp_sgate variable"&gt;Security Gateway&lt;/SPAN&gt; does &lt;STRONG&gt;not&lt;/STRONG&gt; support these features when you install a &lt;SPAN class="mc-variable Vars_HW.tp_lightspeed_card variable"&gt;NVIDIA 2-port 100G Card&lt;/SPAN&gt;:&lt;BR /&gt;&amp;nbsp; -IPv6 traffic (do &lt;STRONG&gt;not&lt;/STRONG&gt; enable the IPv6 support in &lt;SPAN class="mc-variable Vars_Other.r_gaia variable"&gt;Gaia&lt;/SPAN&gt; on the host appliance).&lt;BR /&gt;&amp;nbsp; - &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_cxl variable"&gt;ClusterXL&lt;/SPAN&gt; in the &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_ls variable"&gt;Load Sharing&lt;/SPAN&gt; mode or &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_aa variable"&gt;Active-Active&lt;/SPAN&gt; mode.&lt;BR /&gt;&amp;nbsp; - &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_vsx variable"&gt;VSX&lt;/SPAN&gt; mode.&lt;BR /&gt;&amp;nbsp; - &lt;SPAN class="mc-variable Vars_BladesFeatures.tp_sxl variable"&gt;SecureXL&lt;/SPAN&gt; Drop Templates (see &lt;A href="https://supportcenter.checkpoint.com/supportcenter/portal?eventSubmit_doGoviewsolutiondetails=&amp;amp;solutionid=sk153832" target="_blank" rel="noopener"&gt;sk153832&lt;/A&gt;).&lt;BR /&gt;&amp;nbsp; - Rate Limiting rules for DoS Mitigation configured with the commands 'fwaccel dos deny' and 'fwaccel dos allow' (see &lt;A href="https://supportcenter.checkpoint.com/supportcenter/portal?eventSubmit_doGoviewsolutiondetails=&amp;amp;solutionid=sk112454" target="_blank" rel="noopener"&gt;sk112454&lt;/A&gt;).&lt;BR /&gt;&amp;nbsp; - Jumbo Frames.&lt;BR /&gt;&amp;nbsp; - NAT64.&lt;BR /&gt;&amp;nbsp; - 802.1Q Tunneling (Q-in-Q).&lt;BR /&gt;&amp;nbsp; - VRRP Cluster.&lt;/P&gt;
&lt;P&gt;Bond Interfaces:&lt;BR /&gt;&amp;nbsp; - To create a Bond Interface that accelerates traffic, you must use the physical ports of the same &lt;SPAN class="mc-variable Vars_HW.tp_lightspeed_card variable"&gt;NVIDIA 2-port 100G Card&lt;/SPAN&gt;.&lt;BR /&gt;&amp;nbsp; - When you change the state of one physical port in a Bond Interface to down / up, the other physical port in the Bond Interface also changes its state to down / up.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 07 Feb 2022 06:50:45 GMT</pubDate>
      <guid>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140717#M24934</guid>
      <dc:creator>HeikoAnkenbrand</dc:creator>
      <dc:date>2022-02-07T06:50:45Z</dc:date>
    </item>
    <item>
      <title>Re: Quantum Lightspeed Packet Flow</title>
      <link>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140722#M24936</link>
      <description>&lt;P&gt;Documentation is in works, we will provide info later on. Also, a couple of TechTalks are planned for the latests performance features. Till then, please be patient.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 07 Feb 2022 07:59:12 GMT</pubDate>
      <guid>https://community.checkpoint.com/t5/General-Topics/Quantum-Lightspeed-Packet-Flow/m-p/140722#M24936</guid>
      <dc:creator>_Val_</dc:creator>
      <dc:date>2022-02-07T07:59:12Z</dc:date>
    </item>
  </channel>
</rss>

